Abstract-
I. INTRODUCTION
A typical low-harmonic rectifier (i.e. power factor corrector, or PFC) based on a boost converter is shown in Fig.1 .
The current loop is designed so that the converter input current follows the waveform of the input voltage. In the ideal case these two waveforms have the same wave shape and are in phase: thus the rectifier presents a resistive load to the system. The outer loop regulates the voltage across the energy-storage capacitor. This voltage always has ripple at even harmonics of the line frequency f L . To maintain low input current harmonics, the output u(t) of the voltage regulator must not have significant line frequency harmonics [1] . Consequently, the bandwidth of the voltage loop in conventional designs is usually limited to frequencies (typically 10-20Hz) significantly lower than the line frequency.
Analog controllers based on dedicated PFC control ICs that implement average current-mode or other control techniques are readily available and used in practice. More recently, partially or completely digital controllers based on microcontroller or DSP systems have been proposed for PFC applications. A controller that uses an analog compensator in the current loop and an adaptive digital compensator for the voltage regulation is described in [2] . A completely digitally controlled PFC rectifier operating at 20 kHz and implemented using a relatively simple hardware is presented in [3] . A PFC system with digital implementation of both current and voltage control loops, and an improved sampling scheme that avoids errors due to switching noise is presented in [4] . In this case, the converter operates at 33 kHz. Another example of a completely digitally controlled power factor rectifier circuit is given in [5] . This converter operates at 50 kHz and uses a high-resolution digital pulse width modulator. This paper showed that dynamic characteristics of a digitally controlled PFC can be similar to those achieved with analog controllers.
In Section II of this paper we present design of a high-performance, completely digitally controlled PFC rectifier capable of operating at high switching frequencies comparable to the switching frequencies commonly used in conventional designs based on analog controllers (100 KHz or more). The design is based on the use of a lowresolution digital pulse width modulator and an improved current sampling method. The second objective in this paper is to show how the same digital controller hardware can also be used to implement a wide-bandwidth voltage loop.
Several methods for improvement of the voltage loop bandwidth are conceptually described in [6, 7] . Practical implementation of an analog controller that provides wider bandwidth of the voltage loop is presented in [8] . The method is based on active ripple cancellation with a fast controller that has variable gain. A method based on a phase locked loop (PLL) in the system is described in [9] . In these cases, to tune the controllers and precisely adjust the gain, the authors used measurement of the output current. A technique for ripple cancellation that does not require sensing of the load current and has a simple implementation is presented in [10] . However, in this method, it is assumed that the output capacitor value and the converter efficiency are known.
In Section III, we present a new method for elimination of the ripple component from the voltage loop. Significant improvement of the output voltage transient response is obtained by implementation of a self-tuning digital comb filter (STCF) in the feedback loop. This relatively simple method does not require load current measurements, and is capable of universal-input operation with automatic tuning for operation in 50Hz or 60Hz power systems. 
A. Selection of the switching frequency and resolution of the digital pulse width modulator (DPWM)
In the design of digital controllers for switching converters, a trade off exists between resolution of the digital pulse width modulator (DPWM) and the operating frequency. To allow smaller components and faster control, it is desired to operate the converter at higher switching frequency. As the switching frequency increases, the resolution of the conventional, counter-based DPWM decreases [11] . In DC-DC voltage regulators, limited resolution of the DPWM can result in undesirable "limit-cycle" oscillations [12, 13] . In PFC applications, the current reference is not a constant value. The time-varying current reference serves as an inherent "dither" [12] that tends to reduce the possibility of limit-cycle oscillations and allows the use of a lower-resolution DPWM.
In our experimental prototype, the DPWM resolution is only 6 bits, which allows operation at the switching frequency of 200 KHz using the Analog Devices DSP system ADMC-401 [11] . Furthermore, 8-bit fixed-point arithmetic is used in the computational unit and 8-bit analog-to-digital converters are applied; these choices contribute to the objective of implementing a high-performance PFC using relatively modest hardware configuration.
B. Selection of the sampling instants
The input current and the input voltage are sampled at the switching frequency. To avoid sampling the noise around switching transitions [4] , and to obtain values approximately equal to the average of the input current during one switching cycle, the sampling instants are selected using an adjustable delay t D from the beginning of a switching period at the time when the power switch is turned on. This delay depends on the current discrete value of the duty cycle d[n] as follows:
As a result, the sampling occurs in the middle of the switch on-time if the current duty cycle is greater than 0.5, or in the middle of the switch off time if the current duty cycle is lower than 0.5.
C. Current loop regulator design
To find the dependence of the input current on the control variable (the duty cycle d(t) variation), the averaged model [14] is employed. This model gives the control-to-input-current i L (t) transfer function as:
where V is the dc output voltage.
The current loop regulator design is based on digital redesign, using the pole-zero matched transformation technique [15] . A high switching (and current sampling) frequency in this case offers an additional advantage of simple implementation of the high-bandwidth current loop using a low-resolution computational unit [15, 16] 
D. Design of a low-bandwidth voltage loop
The current loop regulator forces the input current to follow the input voltage wave-shape, and as a result the input port of the rectifier behaves as an emulated resistor R e . The power apparently "consumed" by this emulated resistor is transferred to the rectifier DC output. Based on this, the equivalent model of the ideal rectifier is derived and illustrated in Fig.3 [1, 14] .
In this averaged model, the output port is represented by a controlled power source. If the input voltage is sinusoidal, the instantaneous power delivered to the power source p ac (t) is 
As a result, the voltage across the output energy-storage capacitor must have ripple at 2f L , where f L is the line frequency. To regulate the output voltage, a voltage feedback loop is needed. This feedback cannot attempt to remove the capacitor voltage ripple at the second harmonic of the line frequency; the capacitor must be allowed to store and release energy as necessary to interface the pulsating power of the single-phase ac input to the constant power drawn by the load. Removal of the second-harmonic voltage through feedback would cause distortion of the reference for the input current signal, and would consequently result in significant distortion of the ac line current.
For design of the digital voltage loop controller shown in Fig.2 , the approach based on sampling the output voltage at twice the line frequency can be used [6, 7] . Sampling at this frequency provides filtering of the second harmonic component.
However, this low sampling frequency also limits the bandwidth of the voltage loop to less than the ac line frequency.
The low frequency model, based on averaging over one half of the line period, results in the following control-tooutput transfer function [14] :
where, u c (t) is the output of the voltage regulator, and U is its steady-state value. Using the digital redesign method, a slow PI regulator that provides 20Hz bandwidth is designed.
In the experimental system based on the diagram shown in Fig.2 , the measured THD of the input current is below 3%, and essentially unity power factor over the universal input range (85-260V rms ) is obtained. It is worth noting that the measured performance of this completely digitally controlled PFC equals or exceeds performance of standard analog implementations based on averaged current control.
III. DIGITAL CONTROLLER WITH IMPROVED OUTPUT VOLTAGE DYNAMIC RESPONSE
Because of the low bandwidth of the output voltage feedback loop, components within the rectifier and a downstream converter must be designed to handle substantial transients in the capacitor voltage induced by load current or ac line voltage transients. Voltage dips can cause loss of regulation or reduced hold up time in the downstream converters, while over-voltages require increased voltage ratings of the energy storage capacitor and other elements. These issues require that conventional designs operate over an increased dynamic range, leading to increased cost and reduced efficiency.
A faster voltage loop would provide smaller variations of the output voltage, and consequently better optimization of the design of the low-harmonic rectifier and the converter stages supplied from the rectifier output. In this section, we show how these benefits can be realized using a self-tuning, digital comb filter that is capable of "recognizing" the system frequency, and automatically adjusting the parameters to maintain optimal characteristics.
A. Digital comb filter
The idea of using a notch filter to eliminate the second harmonic component from the output voltage loop is discussed in [6, 7] . A practical implementation with a digital notch filter is described in [17] , showing that the bandwidth of the voltage loop can be expanded above 2f L . However, the 4 th and higher harmonics of the input voltage are still present, limiting the achievable outer voltage loop bandwidth. In addition, any line voltage harmonics may result in the output voltage harmonics that cannot be eliminated using a fixed-frequency notch filter.
In this section we introduce a digital comb filter to eliminate higher-order harmonics and open the possibility of further expanding the bandwidth of the voltage loop. Ideally, a comb filter has infinite attenuation at the notch frequencies (which are multiples of the center frequency), unity gain at all other frequencies, and no effects on the phase of the signal. Clearly, these characteristics cannot be approached using analog implementation, but a practical digital implementation is quite feasible, as we show in this section.
The discrete transfer function of a conventional digital comb filter is given by [18] :
For example, the filter's magnitude and phase characteristics for M = 40 and the voltage sampling frequency f vs = 4.8 kHz are given in Fig.4 . It can be seen that the filter has zeroes at the frequencies:
where, k = 1, 2, .. , M.
The zeros can be used to provide the desired attenuation at the even harmonics of the line frequency. However, other aspects of the comb filter's magnitude and phase response do not meet the stated requirements for use in the PFC voltage loop.
B. Modified comb filter
Introduction of "weaker" poles p k at the frequencies of the zeroes can modify the comb filter. The z-plane, polezero pattern of the modified filter for the case M=4 is shown in Fig.5 .
In the modified comb filter, in addition to the zeroes placed at the unit circle in the complex z-plane:
an additional set of poles is placed at:
where, r∈[0÷1).
The discrete transfer function of the modified comb filter now can be written as follows:
The frequency response of the filter is obtained by substituting z with e jω , where ω = 2πf/f vs and f is the frequency of the input signal: (10) Here, the vectors R zi and R pi are the differences between the vectors z i , p i and the vector e jω , respectively.
Let us examine the case when the coefficient r in (9) is close to one. From Fig.5 it can be seen that when the frequency of the input signal is far from one of the pole/zero frequencies, the vectors R zi and R pi have approximately the same magnitude and phase. Consequently, the magnitude and phase of the input signal remain almost unchanged.
From Fig.5 , we can also see that for frequencies close to one of the pole/zero frequencies ω i the dominant factor in the frequency response becomes the ratio of R zi and R pi . When the frequency of the input signal is equal to one of the pole/zero frequencies, the input signal is completely attenuated. Fig.6 shows the magnitude and phase responses of the digital comb filter for two different values of the factor r. It can be seen that the characteristics become closer to ideal as the factor r approaches one. In the digital implementation with fixed-point arithmetic, the maximum value of the factor r is limited by the resolution of the computational unit. Also, in the design of this filter there is a tradeoff between the value of r and the order M of the filter. The higher order of the filter requires more memory, but because of the exponential decrease of the factor r M (9), the filter can be implemented using a lower-resolution computational unit. The parameter r of the comb filter can be selected to obtain large attenuation at the line frequency and at frequencies in close vicinity of the line frequency. This allows strong attenuation of the second harmonic even in the case when the line frequency is not exactly 50 Hz or 60 Hz, but close to one of the two standard frequencies. Figure 7 shows the equivalent circuit of a low-harmonic rectifier that incorporates the modified comb filter in the voltage loop.
C. Voltage loop with the modified comb filter
The attenuated output voltage is compared with a reference voltage to generate the error signal:
The output voltage v out (t) can be expressed as the sum of the voltage ripple at the second harmonic of the line frequency and the remaining component v 1 (t): (12) For the case when the center frequency of the comb filter is equal to the second harmonic of the line frequency, the component at the frequency of 2ω L is eliminated and the signal e vf (t) (filtered voltage error signal) contains only the difference between the reference voltage and H 1 v 1 (t):
Equation (13) shows that the emulated resistance R e is not affected by the second harmonic of the line frequency.
Therefore, the bandwidth of the voltage loop can be expanded to frequencies higher than 2f L .
D. Self-tuning comb filter (STCF)
A universal-input rectifier should be able to maintain performance not only over a range of line voltages (85-260 V rms ) but also for both standard line frequencies (50 Hz and 60 Hz), including small frequency variations allowed by standards. To meet these criteria, the PFC with the modified comb filter should be able to "recognize" the line frequency and adjusts the frequency of the "notches" to match the even harmonic of the line frequency. A selftuning realization capable of performing this adjustment automatically is shown in Fig.8 . All components in this block diagram are realized in software.
From (6) it can be seen that the frequencies of the zeroes (and the poles) of the comb filter are linearly proportional to the sampling frequency. The parameter r of the comb filter is selected to obtain large attenuation of the even harmonics and at frequencies in close vicinity of the even harmonics. This allows elimination of the even harmonics even in the case when the line frequency is not exactly 50 Hz or 60 Hz, but close to one of the two standard frequencies.
In the implementation of Fig.8 , the sampling frequency can be one of two possible values: for one of the two frequencies the filter notches are at the multiples of 100 Hz, for the other sampling frequency the notches are the multiples of 120 Hz. The operation of the system designed to automatically select the proper sampling rate is as follows: suppose that the line frequency is 60 Hz, but the sampling frequency is such that the comb notches are at the multiples of 100 Hz (instead of 120 Hz). In this case, the output signal e vf [n] of the comb filter includes significant components at the multiples of 120 Hz. The signal e vf [n] is the input to the block that performs rectification and averaging over a number (K) of line periods. The output y of this block is found as: (14) A comparator detects the higher value of y, and initiates a change in the sampling frequency to the new value such that the comb notches become multiples of 120 Hz. Note that the change in the sampling rate automatically results in the changes of the filter and the regulator parameters appropriate for the line frequency. Once the sampling rate is changed so that the filter notches match the multiples of 120 Hz, the output y of the rectification/averaging block 
E. Self-tuning comb filter implementation
To design the filter defined by (9), the output voltage sampling frequencies and the factor r are selected based on the following objectives: to significantly increase the voltage-loop bandwidth, to provide strong attenuation at the 2f L ± 2 Hz frequency, and to perform all processing using 8-bit fixed-point arithmetic with relatively low memory requirements. For the prototype design example, the following choices were made: the parameter M is 40, the factor r is 0.985, while the sampling frequencies are 4 kHz and 4.8 kHz, corresponding to the filter center frequencies of 100 and 120 Hz, respectively
The resulting comb filter transfer function is given by: The complete system prototype is shown in Fig.9 . This prototype is formed from the system shown in Fig.2 by adding the STCF in the voltage loop regulator. The implementation of the STCF was performed through the software change. To obtain two sampling frequencies of 4 kHz and 4.762 kHz, the switching frequency signal of 200 kHz is divided either by 50 or 42. The switching frequency signal is derived from a 26 MHz crystal oscillator used as the system clock for the DSP. The frequency tolerances of this signal are insignificant. Averaging is performed over N=200 sampling cycles, which corresponds to K=2.5 line periods. In addition, compared to the design described in Section II, the parameters of the PI regulator are modified in order to achieve a higher bandwidth for the voltage loop.
F. Design of a high-bandwidth voltage loop
The design and stability analysis of the voltage loop are complicated by two factors: (1) presence of the comb filter in the loop, and (2) the nonlinear, time-varying nature of the power stage model as shown in Fig. 10 . The instantaneous powers of both power sources in the model depend on the time-varying value u(t), which controls the emulated resistance R e .
In the experimental prototype, a simple PI regulator was designed based on the "frozen coefficients" method [19] .
The regulator is designed to provide bandwidth above 2f L for the worst case in the circuit, at the moment when the instantaneous input power has the maximum value. Stability and achieved performance are experimentally verified as documented in Section IV.
IV. EXPERIMENTAL RESULTS
The experimental system was designed around the Analog Devices ADMC-401 DSP system [11] , which offers more than sufficient performance for implementation of the controllers described in Sections II and III. In the prototype realization, the A/D resolution was purposely limited to 8 bits (although the system has 12-bit A/D converters) and all computations were performed in 8-bit fixed-point arithmetic (although the system is 16 bit). The objectives were to show that it would be possible to realize the system using even simpler hardware. It can be observed that the overshoots in the standard low-bandwidth implementation cause additional voltage stresses on the capacitor. Moreover, in the case of a light-to-heavy load change, the voltage dip is significant so that the stages that follow must be designed to avoid possible loss of regulation. Also, for a high-line input, the peak of Once the proper sampling frequency is selected, the second harmonic from the filtered error signal is eliminated, causing the low value of sel.(t) and constant sampling frequency as long as the line frequency is stable.
To verify operation of the self-tuning comb filter we also performed measurements of the input current THD for different line frequencies. For all line frequencies in the ranges: 50 ± 2 Hz and 60 ± 2 Hz, the current THD is lower v out (t) div. 
